Introduction
Modem designs have increasing functionality resulting in increasingly complex designs. The high component density of the designs and the use of package types like Ball Grid Arrays (BGA) ifor the ICs make verification of first prototypes difficult. If a simple test can weed out the assembly failures quickly, verification can focus on the functional aspects . For volume production, the main focus of assembly testlis to check the structure of the assembly. Many test methods are hampered by the lack of access for signal measurements by the use of the modern technologies. Therefore, electronic access, as provided by Boundary Scan is an increasingly popular method. For some components Boundary Scan is not suited or not possible. One class of such components is the so-called 'complex memories'. For these components, this paper introduces the concept of SCITT. SCITT stands for Static Component Interconnection Test Technology and uses the functionality of XNOR gates to replace the functionality of the complex memories during testing. Sections 2 and 3 introduce this concept in more detail. A typical application area is shown in section 4, followed by implementation remarks on different memory types in section 5. In section 6, test mode control is discussed along general points of attention. A description file is introduced in section 7, just before we start the discussion on a real example in sections 8 ,9 and 10. Section 11 deals with some comparative calculations on different but related test ideas. Finally some remarks on Design for Test (Dff) with respect to SCITT are given in section 13, followed by the concluding remarks. The internal details on the XNOR circuits can be found in an accompanying paper [2] .
What is SCITT

SCITT stands for Static Component Interconnection Test
Technology and requires the insertion of XNOR circuits in a device. These XNOR circuits (see figure 1 ) replace the normal function of a chip when in test mode. It is basically meant for board-level test.
The acronym SCITT shows two important aspects: figure 3 shows how to prevent entering the functional block (in this case the SDRAM core) in test mode. In test mode a simple, static, logic (XNOR) function remains that replaces the original function of the device, as 'seen' from it's pins. This logic function enables easy detection of all single stuck-at and bridging faults that may occur during assembly.
Some basics
A memory device has three groups of connections, a control bus, an address bus and a data bus (see figure 2 ).
From the control bus a minimal but necessary sub set is selected for SCITT test control. The remaining control connections are combined with the regular inputs (address bus) and together they form the set of extended inputs for the SCITT circuitry. When control outputs are present as well, they are combined with the regular outputs (data bus) to form the set of extended outputs. In this way, for SCITT there is always only a set of extended inputs, connected through the XNOR functions to a set of extended outputs. Note that the (data) outputs may have a bi-directional functionality. It is stated that the proof of a correct interconnection need only to be made in a single direction. The capability to check the correct functioning of the total VO buffer after assembly is lost with this method. To maximise diagnostics, each XNOR function must have an odd number of inputs greater than one and each output must have a unique combination of inputs connected [2] . In test mode, SCITT changes the 'complex' memory function into a simple logic cluster containing XNOR functions.
In order to keep test pattern generation simple, the basic set of a walking '1' and walking '0' sequence is applied to the extended set of inputs. Additionally, an all '1' and all '0' pattern complete the set of stimuli. So, the number of used test vectors is also very small. This is a requirement for this technology if it is used with Boundary Scan. If N is the number of extended inputs the total number of test vectors is 2N+2, which is linear with the number of inputs of the memory devices.
When to use SCITT
In modern multi media designs, basic elements are mixed signal I/O, a processor and some memory (see figure 4 ). Memory and mixed signal circuits often lack a test mode that is "compatible" w i t h Boundary Scan. Trends in modern designs also show that processor speed and the amount of memory connected are still increasing. Also more and more "complex memories" are being used. A complex memory is a memory with an embedded protocol or memories that need initialisation before use. 
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of function and actual contact to a device pin, this test car. be minimised using SCITT.
In figure 5 an implementation diagram for FIFOs is shown, Again, for test control only a few lines are needed. The remaining control in-and output signals are added to the sets of extended inputs and outputs respectively. The idea is that test control can be realised with an arbitrary set oi control lines that does not influence the functional behaviour. Additionally, during functional mode, there should not be a combination of control signals which can inadvertently put the device in test mode.
FIFO
Figure 4: Generic multi media block diagram.
SCITT can overcome these problems because of its static nature during test. SCITT needs no or almost no extra pins and requires very little silicon overhead. The first areas of interest for SCITT must be these price driven memory markets with standardised packages, no defined test pins on the package and dynamic restrictions.
5 A look at some memories
The long erase ' time of FLASH memories after an interconnect test jmake such a test, before in-line final programming, notleconomical. The use of pre-programmed flash devices on the assembly line is expensive as well, mainly due to logistics. With a SCITT test mode there is no programming involved, so erasure is not needed and preprogrammed flash devices may be used on the assembly line. Alternatively, in-line downloading can now be done in proven correctly connected devices. The byte/word input control needs special attention for SCITT application. Sometimes this pin is strapped to a fixed value which may imply that part of the outputs ('high byte') is not used.
In general two issues are important: 1. With strapped pins, the tests of other pins and diagnosis of the results should not be hampered due to a wrongly chosen combination of inputs on the XNOR circuits.
All of the inputs must, at least, map on the smallest set of outputs, as! defined in the functional description (like 'byte mode'). However, a valid SCITT implementation must also be implemented on the remaining outputs.
2.
-FIFO -Test mode entry must be possible at power up. This is because interconnect testing is one of the first things to be done. Test mode control must make it possible to enter or resume normal operation. This is because many follow up tests require power and a functioning memory as well. A power down followed by a power up sequence can take a lot of time.
Use as few control pins as possible to get a robust test mode control. This is because the test mode control pins are harder to diagnose when failing. -The XNOR circuits must be given, including their connections to physical pins. The test mode control sequence must be given, which describes the signal levels to apply after power up to enter SCITT mode. The sequence of signal levels to exit this test mode.
--
Further details are possible in an optional section of this file. Options like the availability of a dedicated test pin (one or more), or the description of an added test state to a state diagram are possible. Also a set of test patterns may be included (see appendix A). A proposal for standardisation is to write these implementation details in Verilog [7] . Verilog was used for the definition of the circuits for implementation and for the simulation of the circuit as implemented in an SDRAM. Currently work is ongoing for the exact definition of the contents of this file. Due to the simplicity of the pattern generation and electronic distribution of datasheets it is thought best to distribute the design description as part of the device datasheet. The usage of this file, after extraction from the datasheet, can be three fold: 
3.
The usage of this file is depicted in figure 6 . This figure shows two separate processes. The upper part depicts IC design and testing. The lower part depicts PCB assembly test.
A SCITT testable SDRAM example
The initial idea for SCITT came up when testing a board containing an advanced processor and some SDRAM devices, similar to those in figure 7 .
The main problem is that the SDRAMs have an internal state-machine and registers that are controlled by almost all its address lines. One single solder error on these lines can leave the system dead because the control of the MRS register value is lost through bridge errors, styck at faults or opens. For this example a demo-board with a Philips TriMedia processor and Fujitsu 64Mbit (2Mx32)
MBSlF643242B SDRAM is used [4] .
To implement SCITT in a SDRAM requires an extra test state. This state is added in such a way that it can only be entered directly after the power-up sequence (see figure 8 ).
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connected. The CKE signal is used to enable (high) or disable (low) the defined test output signals. The SDRAM enters test-mode with a high to low level transition on the CASn signal while CSn and CJSE are low after power-on (see figure 9 ). i Because no extra pins are used to enter or exit test-mode, the package is pin-compatible with existing JEDEC standards. The actual signal levels required for SCITT control are shown in figure 9 .
Re-entry of the test-mode after power up is not possible. As soon as a precharge command is applied the test-modeentry command is disabled. This implementation was chosen to prevent the device entering test mode while in normal operation since the test-mode entry command sequence might occur during normal operation of the device.
SDRAM, a first implementation
When the SDRAM is in test mode the chip has three control lines 20 input and 32 outputs. The Verilog file (Appendix B) shows the actual description of the 32 XNOR circuits and their connections to the pin numbers. This is an early implementation with two-input XNORs. Although 100% coverage is achieved, which is responsible Fault simulations done on the implemented two-input XNOR circuits show that the fault coverage on the stuck at and bridging errors is indeed the expected 100% on the extended inputs and extended outputs. for detection, it may show slightly less diagnostic capabilities than a realisation with three-input XNORs [2] . Detailed calculation shows a slight increase of the access time by only 0.05 nsec. The die size penalty for this first implementation was about 0.3% . When implemented from the beginning of a design cycle and not as final addition, this silicon increase could even be less than 0.1 %.
The photograph of the die shows the area of SCITT implementation (figure 10). Notice the small black rectangles that indicate the SCITT implementation areas Table 2 : Test coverage and diagnostic resolution for SDRAM circuit 'en20-32'.
I
Circuit: I En20-3 1
100%
One of the improvements for board-level test is that strapped pins are detected as such and will not block the circuit as was encountered using a NAND-tree [5] . ' Verilog simulations on the Fujitsu SDRAM model done at Philips showed that entry and exit of test mode function ne silicon implementation is tested with a board using a correctly. 'The actual tests on the real device showed philips TriMedia DSP (TM1100) as SDRAM controller correct behaviour as well.
with Boundary Scan and two l6MByte Fujitsu The 20 inputs will result in a total of 42 test patterns (see MBglF643242B SDRAM devices.
appendix A) needed to detect all stuck at and bridging errors for one chip on an assembly.
Results from practice
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The SDRAM is tested in normal function at lOOMHz and 120MHz. No functional flaws were detected. Figure 11 shows the Boundary Scan set up as used for verification. The only Boundary Scan device in the chain is the TMI 100 with a register length of 385 cells. All The 'normal' memory test for the demo-board consists of a program download using the JTAG-debug port of the TriMedia that starts running a 12N test algorithm. This test takes 30 seconds, and an optimised version still takes 5 seconds. A general remark is that this type of testing also checks for the internals of the memories and is interesting jfor prototype testing. This is however not required (and time consuming) during PCB assembly testing. Calculations indicate that a Boundary Scan test with a SCITT device, on a IOMHz tester (TCK clock speed) only takes about 3.4 msec. This improvement of more than a factor 1000 is considerable but merely applicable for prototype testing. 
Remarks on Design for Test
At the board level, a few details need to be taken care of to use SCITT.
-The controlling processor needs to have a reset or halt capability that can be held active during the power up phase. This is required to prevent the processor from inadvertently initialising the SDRAMs. An access point or test spot is required on this signal. The controlling processor must preferably have Boundary Scan implemented. ALL lines of the SCITT memory must be accessible.
---
Remarks and conclusions
The use of SCITT is not limited to board-level test. Manufacturers of the IC's can also use SCI'lT effectively for a.0. IC bond-wire testing and 1 0 parametric tests. Fujitsu designers estimate that the SCITT logic could be hidden in the pad area in case of a new design so the die size increase is almost zero. For a re-design of an existing chip which is the case for the Fujitsu MB81F643242B the silicon overhead proved to be less then 1 %. The implementation considers all bi-directional data pins as outputs. This limits the effective check of the related input buffers. At board level, the target is set to interconnect tests, therefore this is not a problem. However, improvements are desirable because potential assembly damage should be covered as early as possible in the test process as well. This work is still in progress and a definition that can be seen as a standard is one of the focal points as this will bring the optimal results for the test community. We are currently working on standardisation within JEDEC.
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